

IN THE CLAIMS

The following is a complete listing of the claims, and replaces all earlier versions and listings.

1. (Currently Amended) A data transfer apparatus circuit for ~~outputting~~ transferring a data group having data represented by plural bits ~~to predetermined processing means from a first memory to a second memory for coding by a bit-plane coding processor,~~ comprising:

detection means for detecting a maximum value in the data group as a transfer object, wherein the detecting processing by said detection means is performed while transferring the data group and completed before completion of the transfer; and

specifying means for specifying a non-zero highest-order bit position among bits constructing the maximum value detected by said detection means, and outputting a code representing the bit position specified by said specifying means to said bit-plane coding processor,

wherein a bit in a position higher than ~~said~~ the highest-order bit position specified by said specifying means is omitted from ~~processing by said predetermined processing means~~ coding by said bit-plane coding processor.

2. (Currently Amended) A data transfer apparatus circuit for ~~outputting~~ transferring a data group having data represented by plural bits ~~to predetermined processing~~

means from a first memory to a second memory for coding by a bit-plane coding processor,
comprising:

calculation means for performing a logical OR calculation on all the data group to be transferred, wherein the processing of the logical OR calculation by said calculation means is performed while transferring the data group and completed before completion of the transfer; and

specifying means for specifying a non-zero highest-order bit position among bits constructing the a result of the logical OR calculation by said calculation means, and outputting a code representing the bit position specified by said specifying means to said bit-plane coding processor,

wherein a bit in a position higher than ~~said~~ the highest-order bit position specified by said specifying means is omitted from ~~processing by said predetermined processing means~~ coding by said bit-plane coding processor.

3. (Currently Amended) A data transfer ~~apparatus~~ circuit for ~~outputting~~ transferring a data group having data represented by plural bits ~~to predetermined processing means~~ from a first memory to a second memory for coding by a bit-plane coding processor,
comprising:

calculation means for performing a logical OR calculation on all the data group to be transferred, wherein the processing of the logical OR calculation by said calculation means is performed while transferring the data group and completed before completion of the transfer; and

specifying means for specifying a non-zero lowest-order bit position among bits constructing ~~the a~~ result of the logical OR calculation by said calculation means, and outputting a code representing the bit position specified by said specifying means to said bit-plane coding processor.

wherein a bit in a position lower than ~~said the~~ lowest-order bit position specified by said specifying means is omitted from ~~processing by said predetermined processing means~~ coding by said bit-plane coding processor.

4. (Currently Amended) A data transfer ~~apparatus circuit~~ for ~~outputting~~ transferring a data group having data represented by plural bits ~~to predetermined processing means~~ from a first memory to a second memory for coding by a bit-plane coding processor, comprising:

calculation means for performing ~~a~~ logical OR calculation on all the data group to be transferred, wherein the processing of the logical OR calculation by said calculation means is performed while transferring the data group and completed before completion of the transfer; and

specifying means for specifying a non-zero highest-order bit ~~potion~~ position and a non-zero lowest-order bit position among bits constructing ~~the a~~ result of the logical OR calculation by said calculation means, and outputting a code representing the bit position specified by said specifying means to said bit-plane coding processor.

wherein a bit in a position lower than ~~said the~~ lowest-order bit position and a bit in a position higher than ~~said the~~ highest-order bit position specified by

said specifying means are omitted from ~~processing by said predetermined processing~~
~~means~~ coding by said bit-plane coding processor.

5. (Canceled)

6. (Currently Amended) The data transfer ~~apparatus~~ circuit according to claim 1, ~~wherein said data transfer apparatus includes~~ further comprising a DMA circuit.

7. (Currently Amended) The data transfer ~~apparatus~~ circuit according to claim 1, wherein ~~said~~ the data group includes pixel data or transform coefficients generated by transform coding on the pixel data.

8. (Currently Amended) A data transfer method for ~~outputting~~ transferring a data group having data represented by plural bits ~~to predetermined processing means~~
from a first memory to a second memory for coding by a bit-plane coding processor,
comprising:

a detection step₁ of detecting a maximum value in the data group as a transfer object, wherein the detecting processing in said detection step is performed while
transferring the data group and completed before completion of the transfer; and

a specifying step₂ of specifying a non-zero highest-order bit position among bits constructing the maximum value detected at in said detection step, and
outputting a code representing the bit position specified in said specifying step to said

bit-plane coding processor,

wherein a bit in a position higher than ~~said~~ the highest-order bit position specified at said specifying step is omitted from ~~processing by said predetermined~~ processing means coding by said bit-plane coding processor.

9. (Currently Amended) A data transfer method for ~~outputting~~ transferring a data group having data represented by plural bits ~~to predetermined processing means~~ from a first memory to a second memory for coding by a bit-plane coding processor, comprising:

a calculation step₁ of performing a logical OR calculation on all the data group to be transferred, wherein the processing of the logical OR calculation in said calculation step is performed while transferring the data group and completed before completion of the transfer; and

a specifying step₂ of specifying a non-zero highest-order bit position among bits constructing ~~the~~ a result of the logical OR calculation ~~at~~ in said calculation step, and outputting a code representing the bit position specified in said specifying step to said bit-plane coding processor

wherein a bit in a position higher than ~~said~~ the highest-order bit position specified ~~at~~ in said specifying step is omitted from ~~processing by said predetermined processing means~~ coding by said bit-plane coding processor.

10. (Currently Amended) A data transfer method for ~~outputting~~
~~transferring~~ a data group having data represented by plural bits ~~to predetermined processing~~
~~means~~ from a first memory to a second memory for coding by a bit-plane coding processor,
comprising:

a calculation step₁ of performing a logical OR calculation on all the
data group to be transferred, wherein the processing of the logical OR calculation in said
calculation step is performed while transferring the data group and completed before
completion of the transfer; and

a specifying step₂ of specifying a non-zero lowest-order bit position
among bits constructing ~~the~~ a result of the logical OR calculation ~~at~~ in said calculation step,
and outputting a code representing the bit position specified in said specifying step to said
bit-plane coding processor,

wherein a bit in a position lower than ~~said~~ the lowest-order bit
position specified ~~at~~ in said specifying step is omitted from ~~processing by said~~
~~predetermined processing means~~ coding by said bit-plane coding processor.

11. (Currently Amended) A data transfer method for ~~outputting~~
~~transferring~~ a data group having data represented by plural bits ~~to predetermined processing~~
~~means~~ from a first memory to a second memory for coding by a bit-plane coding processor,
comprising:

a calculation step₁ of performing a logical OR calculation on all the
data group to be transferred, wherein the processing of the logical OR calculation in said

calculation step is performed while transferring the data group and completed before completion of the transfer; and

a specifying step, of specifying a non-zero highest-order bit ~~potion~~ position and a non-zero lowest-order bit position among bits constructing ~~the~~ a result of the logical OR calculation ~~[[at]]~~ in said calculation step, and outputting a code representing the bit position specified in said specifying step to said bit-plane coding processor,

wherein a bit in a position lower than ~~[[said]]~~ the lowest-order bit position and a bit in a position higher than ~~[[said]]~~ the highest-order bit position specified ~~[[at]]~~ in said specifying step are omitted from ~~processing by said predetermined processing means~~ coding by said bit-plane coding processor.

12. (Original) The data transfer method according to claim 8, wherein said data transfer method includes a data transfer method in a DMA circuit.